Geert Van der Plas Jan Vandenbussche Georges G. E. Gielen Willy M. C. Sansen A layout synthesis methodology for array-type analog blocks. 645-661 2002 21 IEEE Trans. on CAD of Integrated Circuits and Systems 6 http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004309 db/journals/tcad/tcad21.html#PlasVGS02