Wojciech Maly Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits. 166-177 1985 4 IEEE Trans. on CAD of Integrated Circuits and Systems 3 http://dx.doi.org/10.1109/TCAD.1985.1270112 db/journals/tcad/tcad4.html#Maly85