Chandan Karfa Dipankar Sarkar Chitta Mandal P. Kumar An Equivalence-Checking Method for Scheduling Verification in High-Level Synthesis. 556-569 2008 27 IEEE Trans. on CAD of Integrated Circuits and Systems 3 http://dx.doi.org/10.1109/TCAD.2007.913390 db/journals/tcad/tcad27.html#KarfaSMK08