Wei Chen Cheng-Ta Hsieh Massoud Pedram Simultaneous gate sizing and placement. 206-214 2000 19 IEEE Trans. on CAD of Integrated Circuits and Systems 2 http://doi.ieeecomputersociety.org/10.1109/43.828549 db/journals/tcad/tcad19.html#ChenHP00