Susheel J. Chandra Janak H. Patel Experimental evaluation of testability measures for test generation (logic circuits). 93-97 1989 8 IEEE Trans. on CAD of Integrated Circuits and Systems 1 http://doi.ieeecomputersociety.org/10.1109/43.21822 db/journals/tcad/tcad8.html#ChandraP89