Anuja Sehgal Krishnendu Chakrabarty Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs. 120-133 2007 56 IEEE Trans. Computers 1 http://doi.ieeecomputersociety.org/10.1109/TC.2007.15 db/journals/tc/tc56.html#SehgalC07