Mohamed M. Zahran On cache memory hierarchy for Chip-Multiprocessor. 39-48 2003 31 SIGARCH Computer Architecture News 1 http://doi.acm.org/10.1145/773365.773370 db/journals/sigarch/sigarch31.html#Zahran03