Nikos Pitsianis Gerald G. Pechanek Indirect VLIW memory allocation for the ManArray multiprocessor DSP. 69-74 2003 31 SIGARCH Computer Architecture News 1 http://doi.acm.org/10.1145/773365.773373 db/journals/sigarch/sigarch31.html#PitsianisP03