![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/mj/VaddiDA10
@article{DBLP:journals/mj/VaddiDA10, author = {Ramesh Vaddi and Sudeb Dasgupta and R. P. Agarwal}, title = {Robustness comparison of {DG} FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic}, journal = {Microelectron. J.}, volume = {41}, number = {4}, pages = {195--211}, year = {2010}, url = {https://doi.org/10.1016/j.mejo.2010.02.003}, doi = {10.1016/J.MEJO.2010.02.003}, timestamp = {Sat, 22 Feb 2020 19:33:34 +0100}, biburl = {https://dblp.org/rec/journals/mj/VaddiDA10.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.