BibTeX
@article{DBLP:journals/mam/ResanoVMVC04,
author = {Javier Resano and
Diederik Verkest and
Daniel Mozos and
Serge Vernalde and
Francky Catthoor},
title = {A hybrid design-time/run-time scheduling flow to minimise
the reconfiguration overhead of FPGAs},
journal = {Microprocessors and Microsystems},
volume = {28},
number = {5-6},
year = {2004},
pages = {291-301},
ee = {http://dx.doi.org/10.1016/j.micpro.2004.03.015},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Copyright © 2007-03-21 by Michael Ley (ley@uni-trier.de)