Simulation of Timed Abstract State Machines with Predicate Logic Model-Checking.

Anatol Slissenko Pavel Vasilyev Simulation of Timed Abstract State Machines with Predicate Logic Model-Checking. 1984-2006 2008 14 J. UCS 12 db/journals/jucs/jucs14.html#SlissenkoV08