BibTeX record journals/jssc/YokoyamaIHKAKUT01

• > Home > journals/jssc/YokoyamaIHKAKUT01

@article{DBLP:journals/jssc/YokoyamaIHKAKUT01,
  author       = {Yuji Yokoyama and
                  Nobutaka Itoh and
                  Masatoshi Hasegawa and
                  Masahiro Katayama and
                  Hiroshi Akasaki and
                  Masayuki Kaneda and
                  Toshitsugu Ueda and
                  Yousuke Tanaka and
                  Eiji Yamasaki and
                  Masaya Todokoro and
                  Keinosuke Toriyama and
                  Hiroshi Miki and
                  Masayoshi Yagyu and
                  Kazumasa Takashima and
                  Toru Kobayashi and
                  Syuichi Miyaoka and
                  Nobuo Tamba},
  title        = {A 1.8-V embedded 18-Mb {DRAM} macro with a 9-ns {RAS} access time
                  and memory-cell area efficiency of 33{\%}},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {36},
  number       = {3},
  pages        = {503--509},
  year         = {2001},
  url          = {https://doi.org/10.1109/4.910489},
  doi          = {10.1109/4.910489},
  timestamp    = {Mon, 04 Apr 2022 09:47:47 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/YokoyamaIHKAKUT01.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}