![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/jssc/UytterhoevenD22
@article{DBLP:journals/jssc/UytterhoevenD22, author = {Roel Uytterhoeven and Wim Dehaene}, title = {Design Margin Reduction Through Completion Detection in a 28-nm Near-Threshold {DSP} Processor}, journal = {{IEEE} J. Solid State Circuits}, volume = {57}, number = {2}, pages = {651--660}, year = {2022}, url = {https://doi.org/10.1109/JSSC.2021.3106245}, doi = {10.1109/JSSC.2021.3106245}, timestamp = {Tue, 08 Feb 2022 10:42:15 +0100}, biburl = {https://dblp.org/rec/journals/jssc/UytterhoevenD22.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.