BibTeX record journals/jssc/TakemuraKMYHMOYITIHMO10

• > Home > journals/jssc/TakemuraKMYHMOYITIHMO10

@article{DBLP:journals/jssc/TakemuraKMYHMOYITIHMO10,
  author       = {Riichiro Takemura and
                  Takayuki Kawahara and
                  Katsuya Miura and
                  Hiroyuki Yamamoto and
                  Jun Hayakawa and
                  Nozomu Matsuzaki and
                  Kazuo Ono and
                  Michihiko Yamanouchi and
                  Kenchi Ito and
                  Hiromasa Takahashi and
                  Shoji Ikeda and
                  Haruhiro Hasegawa and
                  Hideyuki Matsuoka and
                  Hideo Ohno},
  title        = {A 32-Mb {SPRAM} With 2T1R Memory Cell, Localized Bi-Directional Write
                  Driver and '1'/'0' Dual-Array Equalized Reference Scheme},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {45},
  number       = {4},
  pages        = {869--879},
  year         = {2010},
  url          = {https://doi.org/10.1109/JSSC.2010.2040120},
  doi          = {10.1109/JSSC.2010.2040120},
  timestamp    = {Sun, 02 Oct 2022 15:42:46 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/TakemuraKMYHMOYITIHMO10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}