BibTeX record journals/jssc/SuzukiHFANYHY00

download as .bib file

@article{DBLP:journals/jssc/SuzukiHFANYHY00,
  author       = {Takeshi Suzuki and
                  Keiichi Higeta and
                  Yasuhiro Fujimura and
                  Kazumasa Ando and
                  Hiroaki Nambu and
                  Ryo Yamagata and
                  Atsuo Hotta and
                  Kunihiko Yamaguchi},
  title        = {Synonym hit {RAM} - a 500-MHz {CMOS} {SRAM} macro with 576-bit parallel
                  comparison and parity check functions},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {35},
  number       = {2},
  pages        = {163--174},
  year         = {2000},
  url          = {https://doi.org/10.1109/4.823442},
  doi          = {10.1109/4.823442},
  timestamp    = {Fri, 08 Apr 2022 11:01:41 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/SuzukiHFANYHY00.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.