BibTeX record journals/jssc/ShirahamaAKNAKS05

• > Home > journals/jssc/ShirahamaAKNAKS05

@article{DBLP:journals/jssc/ShirahamaAKNAKS05,
  author       = {Masanori Shirahama and
                  Yasuhiro Agata and
                  Toshiaki Kawasaki and
                  Ryuji Nishihara and
                  Wataru Abe and
                  Naoki Kuroda and
                  Hiroyuki Sadakata and
                  Toshitaka Uchikoba and
                  Kazunari Takahashi and
                  Kyoko Egashira and
                  Shinji Honda and
                  Miho Miura and
                  Shin Hashimoto and
                  Hirohito Kikukawa and
                  Hiroyuki Yamauchi},
  title        = {A 400-MHz random-cycle dual-port interleaved {DRAM} (D\({}^{\mbox{2}}\)RAM)
                  with standard {CMOS} Process},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {40},
  number       = {5},
  pages        = {1200--1207},
  year         = {2005},
  url          = {https://doi.org/10.1109/JSSC.2005.845995},
  doi          = {10.1109/JSSC.2005.845995},
  timestamp    = {Mon, 05 Feb 2024 20:24:36 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/ShirahamaAKNAKS05.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}