BibTeX record journals/jssc/McIntyreWLKSWSW05

• > Home > journals/jssc/McIntyreWLKSWSW05

@article{DBLP:journals/jssc/McIntyreWLKSWSW05,
  author       = {Hugh McIntyre and
                  Dennis Wendell and
                  K. James Lin and
                  P. Kaushik and
                  Suresh Seshadri and
                  Alfred Wang and
                  V. Sundararaman and
                  Ping Wang and
                  Song Kim and
                  Wen{-}Jay Hsu and
                  Hee{-}Choul Park and
                  Gideon Levinsky and
                  Jiejun Lu and
                  M. Chirania and
                  Raymond A. Heald and
                  Paul Lazar and
                  Sanjaya Dharmasena},
  title        = {A 4-MB on-chip {L2} cache for a 90-nm 1.6-GHz 64-bit microprocessor},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {40},
  number       = {1},
  pages        = {52--59},
  year         = {2005},
  url          = {https://doi.org/10.1109/JSSC.2004.838017},
  doi          = {10.1109/JSSC.2004.838017},
  timestamp    = {Wed, 02 Mar 2022 21:39:15 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/McIntyreWLKSWSW05.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}