BibTeX record journals/jssc/KobayashiNKNMTOAHMY94

• > Home > journals/jssc/KobayashiNKNMTOAHMY94

@article{DBLP:journals/jssc/KobayashiNKNMTOAHMY94,
  author       = {Shin'ichi Kobayashi and
                  Hiroaki Nakai and
                  Yuichi Kunori and
                  Takeshi Nakayama and
                  Yoshikazu Miyawaki and
                  Yasushi Terada and
                  Hiroshi Onoda and
                  Natsuo Ajika and
                  Masahiro Hatanaka and
                  Hirokazu Miyoshi and
                  Tsutomu Yoshihara},
  title        = {Memory array architecture and decoding scheme for 3 {V} only sector
                  erasable {DINOR} flash memory},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {29},
  number       = {4},
  pages        = {454--460},
  year         = {1994},
  url          = {https://doi.org/10.1109/4.280695},
  doi          = {10.1109/4.280695},
  timestamp    = {Thu, 04 May 2023 17:41:25 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/KobayashiNKNMTOAHMY94.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}