BibTeX record journals/jssc/IshibashiTKTYFHOSHNN95

• > Home > journals/jssc/IshibashiTKTYFHOSHNN95

@article{DBLP:journals/jssc/IshibashiTKTYFHOSHNN95,
  author       = {Koichiro Ishibashi and
                  Koichi Takasugi and
                  Kunihiro Komiyaji and
                  Hiroshi Toyoshima and
                  Toshiaki Yamanaka and
                  Akira Fukami and
                  Naotaka Hashimoto and
                  Nagatoshi Ohki and
                  Akihiro Shimizu and
                  Takashi Hashimoto and
                  Takahiro Nagano and
                  Takashi Nishida},
  title        = {A 6-ns 4-Mb {CMOS} {SRAM} with offset-voltage-insensitive current
                  sense amplifiers},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {30},
  number       = {4},
  pages        = {480--486},
  year         = {1995},
  url          = {https://doi.org/10.1109/4.375969},
  doi          = {10.1109/4.375969},
  timestamp    = {Wed, 03 May 2023 22:43:50 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/IshibashiTKTYFHOSHNN95.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}