![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/jssc/FujisawaSSNKK97
@article{DBLP:journals/jssc/FujisawaSSNKK97, author = {Hiroki Fujisawa and Takeshi Sakata and Tomonori Sekiguchi and Osamu Nagashima and Katsutaka Kimura and Kazuhiko Kajigaya}, title = {The charge-share modified {(CSM)} precharge-level architecture for high-speed and low-power ferroelectric memory}, journal = {{IEEE} J. Solid State Circuits}, volume = {32}, number = {5}, pages = {655--661}, year = {1997}, url = {https://doi.org/10.1109/4.568827}, doi = {10.1109/4.568827}, timestamp = {Thu, 07 Jul 2022 08:51:59 +0200}, biburl = {https://dblp.org/rec/journals/jssc/FujisawaSSNKK97.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.