BibTeX record journals/jcsc/KhairnarCSJ22a

download as .bib file

@article{DBLP:journals/jcsc/KhairnarCSJ22a,
  author       = {Avadhoot Khairnar and
                  Bhavuk Chauhan and
                  Geetanjali Sharma and
                  Amit M. Joshi},
  title        = {Erratum: High-Performance 32-Bit Parallel Hybrid Adder Design Using
                  {RNS} and Hybrid {PTL/CMOS} Logic},
  journal      = {J. Circuits Syst. Comput.},
  volume       = {31},
  number       = {18},
  pages        = {2292001:1--2292001:2},
  year         = {2022},
  url          = {https://doi.org/10.1142/S0218126622920013},
  doi          = {10.1142/S0218126622920013},
  timestamp    = {Fri, 21 Apr 2023 15:49:50 +0200},
  biburl       = {https://dblp.org/rec/journals/jcsc/KhairnarCSJ22a.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.