Verification of FPGA Layout Generators in Higher-Order Logic.

Oliver Pell Verification of FPGA Layout Generators in Higher-Order Logic. 117-152 2006 37 J. Autom. Reasoning 1-2 http://dx.doi.org/10.1007/s10817-006-9039-9 db/journals/jar/jar37.html#Pell06