![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/jaiscr/KopczynskiG21
@article{DBLP:journals/jaiscr/KopczynskiG21, author = {Maciej Kopczynski and Tomasz Grzes}, title = {Hardware Rough Set Processor Parallel Architecture in {FPGA} for Finding Core in Big Datasets}, journal = {J. Artif. Intell. Soft Comput. Res.}, volume = {11}, number = {2}, pages = {99--110}, year = {2021}, url = {https://doi.org/10.2478/jaiscr-2021-0007}, doi = {10.2478/JAISCR-2021-0007}, timestamp = {Sun, 25 Jul 2021 11:42:47 +0200}, biburl = {https://dblp.org/rec/journals/jaiscr/KopczynskiG21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.