Tianpei Zhang Sachin S. Sapatnekar Buffering global interconnects in structured ASIC design. 171-182 2008 41 Integration 2 http://dx.doi.org/10.1016/j.vlsi.2007.04.002 db/journals/integration/integration41.html#ZhangS08