BibTeX record journals/integration/WangTLJSLLC23

• > Home > journals/integration/WangTLJSLLC23

@article{DBLP:journals/integration/WangTLJSLLC23,
  author       = {Chua{-}Chin Wang and
                  Lean Karlo S. Tolentino and
                  Shao{-}Wei Lu and
                  Oliver Lexter July A. Jose and
                  Ralph Gerard B. Sangalang and
                  Tzung{-}Je Lee and
                  Pang{-}Yen Lou and
                  Wei{-}Chih Chang},
  title        = {A 2xVDD digital output buffer with gate driving stability and non-overlapping
                  signaling control for slew-rate auto-adjustment using 16-nm FinFET
                  {CMOS} process},
  journal      = {Integr.},
  volume       = {90},
  pages        = {245--260},
  year         = {2023},
  url          = {https://doi.org/10.1016/j.vlsi.2023.02.004},
  doi          = {10.1016/J.VLSI.2023.02.004},
  timestamp    = {Sat, 30 Sep 2023 10:16:49 +0200},
  biburl       = {https://dblp.org/rec/journals/integration/WangTLJSLLC23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}