BibTeX record journals/integration/SuenWL97

download as .bib file

@article{DBLP:journals/integration/SuenWL97,
  author       = {An{-}Nan Suen and
                  Jhing{-}Fa Wang and
                  Jia{-}Lang Lin},
  title        = {{VLSI} architecture and implementation for {FS1016} {CELP} decoder
                  with reduced power and memory requirements},
  journal      = {Integr.},
  volume       = {24},
  number       = {1},
  pages        = {79--97},
  year         = {1997},
  url          = {https://doi.org/10.1016/S0167-9260(97)00026-6},
  doi          = {10.1016/S0167-9260(97)00026-6},
  timestamp    = {Thu, 20 Feb 2020 13:21:46 +0100},
  biburl       = {https://dblp.org/rec/journals/integration/SuenWL97.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.