![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/ijhpsa/SaldanaA07
@article{DBLP:journals/ijhpsa/SaldanaA07, author = {Griselda Salda{\~{n}}a and Miguel Arias{-}Estrada}, title = {Compact FPGA-based systolic array architecture suitable for vision systems}, journal = {Int. J. High Perform. Syst. Archit.}, volume = {1}, number = {2}, pages = {124--132}, year = {2007}, url = {https://doi.org/10.1504/IJHPSA.2007.015398}, doi = {10.1504/IJHPSA.2007.015398}, timestamp = {Tue, 24 Mar 2020 08:53:09 +0100}, biburl = {https://dblp.org/rec/journals/ijhpsa/SaldanaA07.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.