Wenliang Tseng Chien-Nan Jimmy Liu Chauchin Su Passive Reduced-Order Macro-Modeling for Linear Time-Delay Interconnect Systems. 1713-1718 2006 89-C IEICE Transactions 11 http://dx.doi.org/10.1093/ietele/e89-c.11.1713 db/journals/ieicet/ieicet89c.html#TsengLS06