BibTeX record journals/ieicet/OhtomoKNN08

download as .bib file

@article{DBLP:journals/ieicet/OhtomoKNN08,
  author       = {Yusuke Ohtomo and
                  Hiroshi Koizumi and
                  Kazuyoshi Nishimura and
                  Masafumi Nogawa},
  title        = {A {PVT} Tolerant {STM-16} Clock-and-Data Recovery {LSI} Using an On-Chip
                  Loop-Gain Variation Compensation Architecture in 0.20-{\(\mathrm{\mu}\)}m
                  {CMOS/SOI}},
  journal      = {{IEICE} Trans. Electron.},
  volume       = {91-C},
  number       = {4},
  pages        = {655--661},
  year         = {2008},
  url          = {https://doi.org/10.1093/ietele/e91-c.4.655},
  doi          = {10.1093/IETELE/E91-C.4.655},
  timestamp    = {Sat, 11 Apr 2020 14:48:18 +0200},
  biburl       = {https://dblp.org/rec/journals/ieicet/OhtomoKNN08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.