BibTeX record journals/ieiceee/AbbasiZA15

download as .bib file

@article{DBLP:journals/ieiceee/AbbasiZA15,
  author       = {Shuja Ahmad Abbasi and
                  Zulhelmi and
                  Abdul Rahman M. Alamoud},
  title        = {{FPGA} design, simulation and prototyping of a high speed 32-bit pipeline
                  multiplier based on Vedic mathematics},
  journal      = {{IEICE} Electron. Express},
  volume       = {12},
  number       = {16},
  pages        = {20150450},
  year         = {2015},
  url          = {https://doi.org/10.1587/elex.12.20150450},
  doi          = {10.1587/ELEX.12.20150450},
  timestamp    = {Fri, 12 Feb 2021 22:21:25 +0100},
  biburl       = {https://dblp.org/rec/journals/ieiceee/AbbasiZA15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.