A Lower Bound for the Emulation of PRAM Memories on Processor Networks

A Lower Bound for the Emulation of PRAM Memories on Processor Networks Torben Hagerup 124-128 Inf. Comput. May 1995 119 1 db/journals/iandc/iandc119.html#Hagerup95