Efficient board interconnect testing using the split boundary scan register.

Nazar S. Haider Nick Kanopoulos Efficient board interconnect testing using the split boundary scan register. 181-189 1993 4 J. Electronic Testing 2 http://dx.doi.org/10.1007/BF00971646 db/journals/et/et4.html#HaiderK93