BibTeX record journals/esticas/LuoDKLBDY22

download as .bib file

@article{DBLP:journals/esticas/LuoDKLBDY22,
  author       = {Yandong Luo and
                  Sourav Dutta and
                  Ankit Kaul and
                  Sung Kyu Lim and
                  Muhannad S. Bakir and
                  Suman Datta and
                  Shimeng Yu},
  title        = {A Compute-in-Memory Hardware Accelerator Design With Back-End-of-Line
                  {(BEOL)} Transistor Based Reconfigurable Interconnect},
  journal      = {{IEEE} J. Emerg. Sel. Topics Circuits Syst.},
  volume       = {12},
  number       = {2},
  pages        = {445--457},
  year         = {2022},
  url          = {https://doi.org/10.1109/JETCAS.2022.3177577},
  doi          = {10.1109/JETCAS.2022.3177577},
  timestamp    = {Mon, 28 Aug 2023 21:43:42 +0200},
  biburl       = {https://dblp.org/rec/journals/esticas/LuoDKLBDY22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.