Marius Bozga Jianmin Hou Oded Maler Sergio Yovine Verification of Asynchronous Circuits using Timed Automata. 2002 65 Electr. Notes Theor. Comput. Sci. 6 http://dx.doi.org/10.1016/S1571-0661(04)80468-7 db/journals/entcs/entcs65.html#BozgaJMY02 47-59