BibTeX record journals/cssp/VidhyadharanBV21

download as .bib file

@article{DBLP:journals/cssp/VidhyadharanBV21,
  author       = {Abhay S. Vidhyadharan and
                  Kasthuri Bha and
                  Sanjay Vidhyadharan},
  title        = {CNFET-Based Ultra-Low-Power Dual-V\({}_{\mbox{DD}}\) Ternary Half
                  Adder},
  journal      = {Circuits Syst. Signal Process.},
  volume       = {40},
  number       = {8},
  pages        = {4089--4105},
  year         = {2021},
  url          = {https://doi.org/10.1007/s00034-021-01664-2},
  doi          = {10.1007/S00034-021-01664-2},
  timestamp    = {Thu, 29 Jul 2021 13:39:39 +0200},
  biburl       = {https://dblp.org/rec/journals/cssp/VidhyadharanBV21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.