![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/cssp/RaniL16
@article{DBLP:journals/cssp/RaniL16, author = {V. Leela Rani and M. Madhavi Latha}, title = {Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage Power Optimization in {CMOS} {VLSI} Circuits}, journal = {Circuits Syst. Signal Process.}, volume = {35}, number = {11}, pages = {4139--4152}, year = {2016}, url = {https://doi.org/10.1007/s00034-016-0257-z}, doi = {10.1007/S00034-016-0257-Z}, timestamp = {Sun, 21 Jun 2020 17:41:05 +0200}, biburl = {https://dblp.org/rec/journals/cssp/RaniL16.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.