BibTeX record conf/vlsit/ChenKTK22

download as .bib file

@inproceedings{DBLP:conf/vlsit/ChenKTK22,
  author       = {Gregory K. Chen and
                  Phil C. Knag and
                  Carlos Tokunaga and
                  Ram K. Krishnamurthy},
  title        = {An 8-core {RISC-V} Processor with Compute near Last Level Cache in
                  Intel 4 {CMOS}},
  booktitle    = {{IEEE} Symposium on {VLSI} Technology and Circuits {(VLSI} Technology
                  and Circuits 2022), Honolulu, HI, USA, June 12-17, 2022},
  pages        = {68--69},
  publisher    = {{IEEE}},
  year         = {2022},
  url          = {https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830518},
  doi          = {10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830518},
  timestamp    = {Thu, 04 Aug 2022 11:27:04 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsit/ChenKTK22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.