Feng Wang 0004 Yuan Xie R. Rajaraman Balaji Vaidyanathan Soft Error Rate Analysis for Combinational Logic Using An Accurate Electrical Masking Model. 165-170 2007 conf/vlsid/2007 VLSI Design http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.145 db/conf/vlsid/vlsid2007.html#WangXRV07