BibTeX record conf/vlsid/SinhaCATK16

download as .bib file

@inproceedings{DBLP:conf/vlsid/SinhaCATK16,
  author       = {Dheeraj Kumar Sinha and
                  Amitabh Chatterjee and
                  Vishnuram Abhinav and
                  Gaurav Trivedi and
                  Victor Koldyaev},
  title        = {A Novel Capacitorless {DRAM} Cell Design Using Band-Gap Engineered
                  Junctionless Double-Gate {FET}},
  booktitle    = {29th International Conference on {VLSI} Design and 15th International
                  Conference on Embedded Systems, {VLSID} 2016, Kolkata, India, January
                  4-8, 2016},
  pages        = {312--317},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/VLSID.2016.46},
  doi          = {10.1109/VLSID.2016.46},
  timestamp    = {Fri, 24 Mar 2023 00:03:59 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/SinhaCATK16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.