dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

DBLP BibTeX Record 'conf/vlsid/ShimTCY08'

@inproceedings{DBLP:conf/vlsid/ShimTCY08,
  author    = {Kyuho Shim and
               Kesava R. Talupuru and
               Maciej J. Ciesielski and
               Seiyang Yang},
  title     = {Simulation Acceleration with HW Re-Compilation Avoidance},
  booktitle = {VLSI Design},
  year      = {2008},
  pages     = {487-491},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.62},
  crossref  = {DBLP:conf/vlsid/2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/vlsid/2008,
  title     = {21st International Conference on VLSI Design (VLSI Design
               2008), 4-8 January 2008, Hyderabad, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year      = {2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Last update 2009-06-10 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page