Prashant Saxena Peichen Pan C. L. Liu The Retiming of Single-Phase Clocked Circuits Containing Level-Sensitive Latches. 402-407 1999 conf/vlsid/1999 VLSI Design http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745189 db/conf/vlsid/vlsid1999.html#SaxenaPL99