![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/vlsid/Ramirez-AnguloKGGLC08
@inproceedings{DBLP:conf/vlsid/Ramirez-AnguloKGGLC08, author = {Jaime Ram{\'{\i}}rez{-}Angulo and Lalitha Mohana Kalyani{-}Garimella and Annajirao Garimella and Sri Raga Sudha Garimella and Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and Ram{\'{o}}n Gonz{\'{a}}lez Carvajal}, title = {An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated {CMOS} Comparators}, booktitle = {21st International Conference on {VLSI} Design {(VLSI} Design 2008), 4-8 January 2008, Hyderabad, India}, pages = {294--299}, publisher = {{IEEE} Computer Society}, year = {2008}, url = {https://doi.org/10.1109/VLSI.2008.30}, doi = {10.1109/VLSI.2008.30}, timestamp = {Fri, 24 Mar 2023 00:03:59 +0100}, biburl = {https://dblp.org/rec/conf/vlsid/Ramirez-AnguloKGGLC08.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.