![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/vlsid/KumarPKS17
@inproceedings{DBLP:conf/vlsid/KumarPKS17, author = {Vinay Kumar and Nikhil Puri and Sudhir Kumar and Sumit Srivastav}, title = {A Sub-0.5V Reliability Aware-Negative Bitline Write-Assisted 8T {DP-SRAM} and {WL} Strapping Novel Architecture to Counter Dual Patterning Issues in 10nm FinFET}, booktitle = {30th International Conference on {VLSI} Design and 16th International Conference on Embedded Systems, {VLSID} 2017, Hyderabad, India, January 7-11, 2017}, pages = {269--274}, publisher = {{IEEE} Computer Society}, year = {2017}, url = {https://doi.org/10.1109/VLSID.2017.17}, doi = {10.1109/VLSID.2017.17}, timestamp = {Fri, 24 Mar 2023 00:03:59 +0100}, biburl = {https://dblp.org/rec/conf/vlsid/KumarPKS17.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.