BibTeX record conf/vlsid/Gaggatur21

download as .bib file

@inproceedings{DBLP:conf/vlsid/Gaggatur21,
  author       = {Javed S. Gaggatur},
  title        = {A 1.8 - 6.3 GHz Quadrature Ring VCO-based Fast-settling {PLL} for
                  Wireline {I/O} in 55nm {CMOS}},
  booktitle    = {34th International Conference on {VLSI} Design and 20th International
                  Conference on Embedded Systems, {VLSID} 2021, Guwahati, India, February
                  20-24, 2021},
  pages        = {294--298},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/VLSID51830.2021.00055},
  doi          = {10.1109/VLSID51830.2021.00055},
  timestamp    = {Mon, 14 Nov 2022 15:28:09 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/Gaggatur21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.