BibTeX record conf/vlsic/FerrissPNRPBYSV12

• > Home > conf/vlsic/FerrissPNRPBYSV12

@inproceedings{DBLP:conf/vlsic/FerrissPNRPBYSV12,
  author       = {Mark A. Ferriss and
                  Jean{-}Olivier Plouchart and
                  Arun Natarajan and
                  Alexander V. Rylyakov and
                  Benjamin D. Parker and
                  Aydin Babakhani and
                  Soner Yaldiz and
                  Bodhisatwa Sadhu and
                  Alberto Valdes{-}Garcia and
                  Jos{\'{e}} A. Tierno and
                  Daniel J. Friedman},
  title        = {An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop
                  {PLL} in 32nm {SOI} {CMOS}},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2012, Honolulu, HI, USA, June
                  13-15, 2012},
  pages        = {176--177},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/VLSIC.2012.6243847},
  doi          = {10.1109/VLSIC.2012.6243847},
  timestamp    = {Fri, 02 Sep 2022 08:42:24 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/FerrissPNRPBYSV12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}