BibTeX record conf/vlsi/ValenteRB21

download as .bib file

@inproceedings{DBLP:conf/vlsi/ValenteRB21,
  author       = {Luca Valente and
                  Davide Rossi and
                  Luca Benini},
  title        = {Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low
                  Power IoT Processors},
  booktitle    = {29th {IFIP/IEEE} International Conference on Very Large Scale Integration,
                  VLSI-SoC 2021, Singapore, Singapore, October 4-7, 2021},
  pages        = {1--6},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/VLSI-SoC53125.2021.9607006},
  doi          = {10.1109/VLSI-SOC53125.2021.9607006},
  timestamp    = {Sun, 02 Oct 2022 16:16:55 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsi/ValenteRB21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.