BibTeX record conf/vlsi/SimonLZA20

download as .bib file

@inproceedings{DBLP:conf/vlsi/SimonLZA20,
  author       = {William Andrew Simon and
                  Alexandre Levisse and
                  Marina Zapater and
                  David Atienza},
  title        = {A Hybrid Cache {HW/SW} Stack for Optimizing Neural Network Runtime,
                  Power and Endurance},
  booktitle    = {28th {IFIP/IEEE} International Conference on Very Large Scale Integration,
                  {VLSI-SOC} 2020, Salt Lake City, UT, USA, October 5-7, 2020},
  pages        = {94--99},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/VLSI-SOC46417.2020.9344087},
  doi          = {10.1109/VLSI-SOC46417.2020.9344087},
  timestamp    = {Wed, 17 Feb 2021 12:17:59 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsi/SimonLZA20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.