BibTeX record conf/vlsi/MurgidaPRSS06

download as .bib file

@inproceedings{DBLP:conf/vlsi/MurgidaPRSS06,
  author       = {Matteo Murgida and
                  Alessandro Panella and
                  Vincenzo Rana and
                  Marco D. Santambrogio and
                  Donatella Sciuto},
  title        = {Fast IP-Core Generation in a Partial Dynamic Reconfiguration Workflow},
  booktitle    = {{IFIP} VLSI-SoC 2006, {IFIP} {WG} 10.5 International Conference on
                  Very Large Scale Integration of System-on-Chip, Nice, France, 16-18
                  October 2006},
  pages        = {74--79},
  publisher    = {{IEEE}},
  year         = {2006},
  url          = {https://doi.org/10.1109/VLSISOC.2006.313207},
  doi          = {10.1109/VLSISOC.2006.313207},
  timestamp    = {Sat, 19 Oct 2019 20:28:07 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsi/MurgidaPRSS06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.