![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/vlsi/Muller93
@inproceedings{DBLP:conf/vlsi/Muller93, author = {Mike Muller}, editor = {Kakayuki Yanagawa and Peter A. Ivey}, title = {{ARM6:} Processor design for high performance at low power}, booktitle = {{VLSI} 93, Proceedings of the {IFIP} {TC10/WG} 10.5 International Conference on Very Large Scale Integration, Grenoble, France, 7-10 September, 1993}, series = {{IFIP} Transactions}, volume = {{A-42}}, pages = {181--189}, publisher = {North-Holland}, year = {1993}, timestamp = {Thu, 03 Jan 2002 12:11:05 +0100}, biburl = {https://dblp.org/rec/conf/vlsi/Muller93.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.