![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/vlsi/McNallyMW91
@inproceedings{DBLP:conf/vlsi/McNallyMW91, author = {O. C. McNally and John V. McCanny and Roger F. Woods}, editor = {Arne Halaas and Peter B. Denyer}, title = {Design of a Highly Pipelined 2nd Order {IIR} Filter Chip}, booktitle = {{VLSI} 91, Proceedings of the {IFIP} {TC10/WG} 10.5 International Conference on Very Large Scale Integration, Edinburgh, Scotland, 20-22 August, 1991}, series = {{IFIP} Transactions}, volume = {{A-1}}, pages = {19--28}, publisher = {North-Holland}, year = {1991}, timestamp = {Fri, 02 Aug 2019 08:44:01 +0200}, biburl = {https://dblp.org/rec/conf/vlsi/McNallyMW91.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.